Hi,
Thank you so much! I'll work on a slightly more detailed one. In the
meanwhile if anyone has any other comments kindly let me know.
Best,
Param
On Mon 21 Mar, 2016, 1:26 AM Vasco Alexandre da Silva Costa, <
vasco.co...@gmail.com> wrote:
> On Sun, Mar 20, 2016 at 5:12 AM, Param Hanji <param.catchch...@gmail.com>
> wrote:
>
>> Hello all,
>>
>> Here's a link to the first draft of my GSOC propsal. Kindly have a look
>> at it and let me know what you think. :)
>>
>>
>> https://docs.google.com/document/d/1kyVGZAqAKm-scHCUFBQrB2nyrG20xRTOINSMAQtPC6I/edit?usp=sharing
>>
>
> I think the proposal needs to be more specific about the actual effort
> involved in boolean evaluation. Also I recommend that all the deliverables
> should be patches.
> Instead of doing something like this:
>
> -
>
> Eliminate goto statements and do general code cleanup for OpenCL – 1
> week
> -
>
> Learn how to change algorithms and data structures – 2 weeks
> -
>
> Implement the changes required – 3 weeks
> -
>
> Work on complete restructuring of some functions(like bool_eval) – 2
> weeks
>
>
> Just say you will do a set of patches to eliminate goto statements, other
> code cleanups, change algorithms and data structures in ANSI C. Do one
> patch for bool_eval, another for boolweave, another for boolfinal. These 3
> patches will be your prototypes so you can more easily debug and
> functionally test against the existing codebase. Allocate time for each
> one. You should be able to make a gross estimate of the effort by looking
> at bool.c.
> After making those ANSI C patches, work on the OpenCL ports of the
> relevant code for each function. Each function's port can be a patch and a
> milestone.
>
> I advise for you to take at least a brief look at bool.c before writing
> your proposal. The CSG rendering loop is supposed to begin with the list of
> segments, process them with rt_boolweave, then rt_boolfinal, then you pass
> the output to the ray-tracing renderer.
>
> The prototypes and more clearly defined milestones should minimize the
> risk of the work IMO. Anyone else has any more comments?
>
> --
> Vasco Alexandre da Silva Costa
> PhD in Computer Engineering (Computer Graphics)
> Instituto Superior Técnico/University of Lisbon, Portugal
>
> ------------------------------------------------------------------------------
> Transform Data into Opportunity.
> Accelerate data analysis in your applications with
> Intel Data Analytics Acceleration Library.
> Click to learn more.
> http://pubads.g.doubleclick.net/gampad/clk?id=278785231&iu=/4140
> _______________________________________________
> BRL-CAD Developer mailing list
> brlcad-devel@lists.sourceforge.net
> https://lists.sourceforge.net/lists/listinfo/brlcad-devel
>
------------------------------------------------------------------------------
Transform Data into Opportunity.
Accelerate data analysis in your applications with
Intel Data Analytics Acceleration Library.
Click to learn more.
http://pubads.g.doubleclick.net/gampad/clk?id=278785351&iu=/4140
_______________________________________________
BRL-CAD Developer mailing list
brlcad-devel@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/brlcad-devel
