[Bug gas/27436] RISC-V inconsistent handling of rv32 shift with count > 31

[wilson at gcc dot gnu.org]

https://sourceware.org/bugzilla/show_bug.cgi?id=27436

--- Comment #1 from Jim Wilson <wilson at gcc dot gnu.org> ---
that should be > 31 not > 32

-- 
You are receiving this mail because:
You are on the CC list for the bug.