Hey Casperites, I've been recently working on a design that uses a DAFIRv9.0 from the 11.5 Xilinx toolset, and the simulated behavior and on-chip behavior are very different. Checking the manual, I see that it does not seem to be valid for the Virtex 5 chip in the Roach 1. Can anyone confirm this?
--Laura
