Hello, We are trying to sample a signal 100 MHz to 270 MHz with fpga running at 250MHz.
To downsample by 4, I simply take every 4th output of the 16 outputs available from the yellow block of asiaa adc5g. We do have an anti-aliasing filter for the desired 500MHz bw. Is this correct or am I missing something obvious ? Cheers, Amit
