[clang] [llvm] [RISCV] Add Andes A25/AX25 processor definition (PR #140681)

[Jim Lin via cfe-commits]

================
@@ -648,6 +648,38 @@ def RP2350_HAZARD3 : RISCVProcessorModel<"rp2350-hazard3",
                                           FeatureStdExtZcb,
                                           FeatureStdExtZcmp]>;
 
+def ANDES_A25 : RISCVProcessorModel<"andes-a25",
+                                    NoSchedModel,
+                                    [Feature32Bit,
+                                     FeatureStdExtI,
+                                     FeatureStdExtZicsr,
+                                     FeatureStdExtZifencei,
+                                     FeatureStdExtM,
+                                     FeatureStdExtA,
+                                     FeatureStdExtF,
+                                     FeatureStdExtD,
+                                     FeatureStdExtC,
+                                     FeatureStdExtZba,
+                                     FeatureStdExtZbb,
+                                     FeatureStdExtZbc,
+                                     FeatureStdExtZbs]>;
----------------
tclin914 wrote:

Done.

https://github.com/llvm/llvm-project/pull/140681
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits