================
@@ -516,17 +516,23 @@ BitVector X86RegisterInfo::getReservedRegs(const
MachineFunction &MF) const {
Reserved.set(X86::SSP);
auto &ST = MF.getSubtarget<X86Subtarget>();
- if (ST.is64Bit() && ST.hasUserReservedRegisters()) {
- // Set r# as reserved register if user required
- for (unsigned Reg = X86::R8; Reg <= X86::R15; ++Reg)
- if (ST.isRegisterReservedByUser(Reg))
- for (const MCPhysReg &SubReg : subregs_inclusive(Reg))
- Reserved.set(SubReg);
- if (ST.hasEGPR())
- for (unsigned Reg = X86::R16; Reg <= X86::R31; ++Reg)
+ if (ST.hasUserReservedRegisters()) {
----------------
zhouguangyuan0718 wrote:
Done, added `HasUserReservedRegisters` to cache it.
https://github.com/llvm/llvm-project/pull/186123
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
