================
@@ -1099,6 +1099,15 @@ def FeatureStdExtSsdbltrp
def FeatureStdExtSmepmp
: RISCVExtension<1, 0, "Enhanced Physical Memory Protection">;
+def FeatureStdExtSmidctrl
+ : RISCVExperimentalExtension<0, 20,
+ "Interrupt Domain Control Interface at
Machine Level",
+ [FeatureStdExtSmcsrind, FeatureStdExtSmaia]>;
----------------
zeyi2 wrote:
The `Smidctrl` and `Ssidctrl` dependencies are specified
[here](https://github.com/riscv/riscv-fast-interrupt/blob/b623d1262ed40a255fd290333d8e0c6d0c44b2e8/src/aclic.adoc?plain=1#L318-L322).
https://github.com/llvm/llvm-project/pull/218108
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
