================
@@ -80,6 +80,8 @@ class Triple {
riscv64, // RISC-V (64-bit, little endian): riscv64
riscv32be, // RISC-V (32-bit, big endian): riscv32be
riscv64be, // RISC-V (64-bit, big endian): riscv64be
+ sh, // SuperH (big endian): sh
+ shl, // SuperH (little endian): shl
----------------
LunaTheFoxgirl wrote:
Big endian SuperH is generally the default configuration of SuperH chips, so sh
should probably just be big endian, while shl (or shel) would be little endian.
https://github.com/llvm/llvm-project/pull/181287
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
