This is an automated email from the ASF dual-hosted git repository. xiaoxiang781216 pushed a commit to branch master in repository https://gitbox.apache.org/repos/asf/nuttx.git
commit 4fa0319f1c67e88899559da74a6a7084d94fe0e7 Author: Jacob Dahl <[email protected]> AuthorDate: Sun Aug 30 14:17:59 2026 -0600 arch/arm/stm32f4: add STM32F412CG chip selection 48-pin 1MB F412. CE was the only 48-pin part listed, so boards using STM32F412CGU6 had to select a 512KB chip. Feature counts are identical to CE, so it shares the block. Assisted-by: Claude:claude-opus-5 Signed-off-by: Jacob Dahl <[email protected]> --- arch/arm/include/stm32f4/chip.h | 3 ++- arch/arm/src/stm32f4/Kconfig | 5 +++++ 2 files changed, 7 insertions(+), 1 deletion(-) diff --git a/arch/arm/include/stm32f4/chip.h b/arch/arm/include/stm32f4/chip.h index e0ae3aac22a..9175983b8c0 100644 --- a/arch/arm/include/stm32f4/chip.h +++ b/arch/arm/include/stm32f4/chip.h @@ -224,7 +224,8 @@ # define STM32_NRNG 0 /* No Random number generator (RNG) */ # define STM32_NDCMI 0 /* No digital camera interface (DCMI) */ -#elif defined(CONFIG_ARCH_CHIP_STM32F412CE) /* UFQFPN48 package, 512Kb FLASH, 256KiB SRAM */ +#elif defined(CONFIG_ARCH_CHIP_STM32F412CE) || \ + defined(CONFIG_ARCH_CHIP_STM32F412CG) /* UFQFPN48, 512Kb/1MB FLASH, 256KiB SRAM */ # define STM32_NFSMC 0 /* No FSMC on the 48-pin package */ # define STM32_NATIM 2 /* Two advanced timers TIM1 and TIM8 */ # define STM32_NGTIM 4 /* 16-bit general timers TIM3 and 4 with DMA diff --git a/arch/arm/src/stm32f4/Kconfig b/arch/arm/src/stm32f4/Kconfig index bde2f644948..19bbe01b421 100644 --- a/arch/arm/src/stm32f4/Kconfig +++ b/arch/arm/src/stm32f4/Kconfig @@ -83,6 +83,11 @@ config ARCH_CHIP_STM32F412CE select STM32_STM32F4XXX select STM32_STM32F412 +config ARCH_CHIP_STM32F412CG + bool "STM32F412CG" + select STM32_STM32F4XXX + select STM32_STM32F412 + config ARCH_CHIP_STM32F412VG bool "STM32F412VG" select STM32_STM32F4XXX
