This is an automated email from the ASF dual-hosted git repository.

xiaoxiang781216 pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git

commit be9dc4cbaa221f99742b728ed43a11cd4ba63de4
Author: raiden00pl <[email protected]>
AuthorDate: Wed Aug 26 11:47:53 2026 +0200

    arch/arm/stm32c5: Name the DMA instances STM32_DMA1 and STM32_DMA2
    
    Rename the LPDMA1 and LPDMA2 base addresses to the STM32_DMAx instance
    naming and drop the per-channel base addresses, which the DMA driver
    derives from the instance base.
    
    Signed-off-by: raiden00pl <[email protected]>
    Assisted-by: Claude Code
---
 arch/arm/src/stm32c5/hardware/stm32c5xx_memorymap.h | 20 ++++++--------------
 1 file changed, 6 insertions(+), 14 deletions(-)

diff --git a/arch/arm/src/stm32c5/hardware/stm32c5xx_memorymap.h 
b/arch/arm/src/stm32c5/hardware/stm32c5xx_memorymap.h
index 2ca4087e6d1..b83c9a1f0d4 100644
--- a/arch/arm/src/stm32c5/hardware/stm32c5xx_memorymap.h
+++ b/arch/arm/src/stm32c5/hardware/stm32c5xx_memorymap.h
@@ -113,20 +113,12 @@
 
 /* AHB1 peripheral base addresses *******************************************/
 
-#define STM32_LPDMA1_BASE       0x40020000
-#define STM32_LPDMA1_CH0_BASE   0x40020050
-#define STM32_LPDMA1_CH1_BASE   0x400200d0
-#define STM32_LPDMA1_CH2_BASE   0x40020150
-#define STM32_LPDMA1_CH3_BASE   0x400201d0
-#define STM32_LPDMA1_CH4_BASE   0x40020250
-#define STM32_LPDMA1_CH5_BASE   0x400202d0
-#define STM32_LPDMA1_CH6_BASE   0x40020350
-#define STM32_LPDMA1_CH7_BASE   0x400203d0
-#define STM32_LPDMA2_BASE       0x40021000
-#define STM32_LPDMA2_CH0_BASE   0x40021050
-#define STM32_LPDMA2_CH1_BASE   0x400210d0
-#define STM32_LPDMA2_CH2_BASE   0x40021150
-#define STM32_LPDMA2_CH3_BASE   0x400211d0
+/* DMA1 and DMA2 are the LPDMA1 and LPDMA2 instances.  All STM32 DMA
+ * instances of the GPDMA/LPDMA IP family are named DMAx.
+ */
+
+#define STM32_DMA1_BASE         0x40020000
+#define STM32_DMA2_BASE         0x40021000
 #define STM32_FLASHIF_BASE      0x40022000
 #define STM32_FLASH_R_BASE      STM32_FLASHIF_BASE
 #define STM32_CRC_BASE          0x40023000

Reply via email to