Peter Stuge wrote:
... or make the enable switch available both from the host and the target side...* 0x3f8 serial port logging support on lpc. (Sorry, I never looked into this)Great idea, also VHDL. Besides Stefan's points I have another VHDL request; * Don't require explicit enable for full memory decode.
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
signature.asc
Description: OpenPGP digital signature
-- coreboot mailing list [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
