Marc Jones wrote:
Yes, I believe it could be done. The bigger task though is getting the "reset LPC part after flash update" part right. The VHDL code locks the LPC side of the dongle during flash update, so no interference can happen. But it stays that way after the update. There might be reasons for that, I am not sure.Stefan Reinauer wrote:Dear Martin-Éric,* 0x3f8 serial port logging support on lpc. (Sorry, I never looked into this)Good idea.Power and reset headers are handy for remote development. Maybe the GPIO header could be used for that on the current model?
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
signature.asc
Description: OpenPGP digital signature
-- coreboot mailing list [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
