> -----Original Message-----
> From: ron minnich [mailto:[EMAIL PROTECTED]
> Sent: Thursday, November 13, 2008 3:38 PM
> To: Myles Watson
> Cc: Marc Jones; Coreboot
> Subject: Re: [coreboot] Resource allocation
> 
> On Thu, Nov 13, 2008 at 1:01 PM, Myles Watson <[EMAIL PROTECTED]> wrote:
> 
> > struct superio_common_pnp domain_0_ioport_2e_pnp_2 = {
> >         .enable = 0x0,
> >         .io = 3f8,
> >
> > struct superio_common_pnp domain_0_ioport_2e_pnp_5 = {
> >         .enable = 0x0,
> >         .io = 3f8,
> > etc.
> 
> This makes sense to me. The we will have one superio dts with kids. I
> will try to do this -- tomorrow is my day off hence it is coreboot
> day.

This patch should apply.  It is based off the old dts.  That was the only
part that wouldn't apply from the old one.

I agree with Marc that we could put the ops back together.

Signed-off-by: Myles Watson <[EMAIL PROTECTED]>

Thanks,
Myles

Attachment: pnp_4_ron.diff
Description: Binary data

--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to