The attached patch adds code required for initializing the ACPI/power management/SMBus subdevice of PIIX4.
This is required for properly placing the I/O ports for power management functionalities, which in turn will be required for future ACPI work. Speaking of which, I based these ports at 0xe400, after my P2B-LS board. This support is far from complete, but one step at a time. One other change I should propose (but is not in this patch) is that the definition for SMBUS_IO_BASE be moved to i82371eb.h from i82371eb_early_smbus.c. Makes more sense for a definition that may be referenced from some other places. I was thinking to ask if someone know where to set this I/O base address, and turns out no initialization whatsoever was being done. :-O Enjoy. Signed-off-by: Keith Hui <[email protected]>
piix4pm.patch
Description: Binary data
-- coreboot mailing list: [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
