2010/10/6 Uwe Hermann <[email protected]>
> See patch.
>
Here is a fix for building on 32-bit platforms:
Index: src/northbridge/intel/i440bx/raminit.c
===================================================================
--- src/northbridge/intel/i440bx/raminit.c (revision 5917)
+++ src/northbridge/intel/i440bx/raminit.c (working copy)
@@ -657,8 +657,8 @@
}
struct dimm_size {
- unsigned long side1;
- unsigned long side2;
+ uint32_t side1;
+ uint32_t side2;
};
static struct dimm_size spd_get_dimm_size(unsigned int device)
>
> Next steps will be:
>
> - Remove .c file includes from 440BX board's romstage.c files.
>
> - Add L2 cache support from Keith Hui, and split CPU models before
> that, as needed by that patch.
>
>
> Uwe.
> --
> http://hermann-uwe.de | http://sigrok.org
> http://randomprojects.org | http://unmaintained-free-software.org
>
> --
> coreboot mailing list: [email protected]
> http://www.coreboot.org/mailman/listinfo/coreboot
>
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
