Ok, there is no spd on the board. Four memory chips are soldered on the board
(Micron DDR3L 4х512MB 1333Mhz). I understand that I need to set the correct
memory parameters in the fsp configurator. Even if it works, replacing the
memory chips may lead to a stop working of the coreboot.rom. It is necessary to
change the parameters of the fsp again and rebuild coreboot.rom.
How does the proprietary BIOS (TianoCore) work in case of replacing the memory
chips on board?
Are there universal parameters for this memory types and what should I take
note for when configuring FSP?
From: R S
Sent: Tuesday, November 06, 2018 8:30 PM
To: alexfein...@hotmail.com
Cc: coreboot@coreboot.org ; alexey_...@mail.ru
Subject: Re: [coreboot] How to get correct memory params for FSP
Faint memories... are you the ISO recorder author from 15 years ago?
On Tue, Nov 6, 2018 at 12:23 PM Alex Feinman <alexfein...@hotmail.com> wrote:
The two major issues with bringing up the memory subsystem on a new board are
SPD parameters and DQ/DQS layout
Specifically, if you look at the apollolake rvp subtree, you can see a whole
bunch of parameters being set in romstage.c. Some of it is fairly
straightforward. Swizzling tables are not and require you to be able to read
schematic (and have access to it in the first place)
Obviously, the problem could be elsewhere. I would start with enabling MRC
debug and perhaps posting the MRC output
------------------------------------------------------------------------------
From: coreboot <coreboot-boun...@coreboot.org> on behalf of Alexey Borovikov
via coreboot <coreboot@coreboot.org>
Sent: Saturday, November 3, 2018 5:38 AM
To: coreboot@coreboot.org
Subject: [coreboot] How to get correct memory params for FSP
Hi.
I port the Coreboot to a board with an SOC Intel Atom E3845 and use FSP for
the Baytrail family. The result - postcode is 0x2A. From the descriptions on
the Internet, I understand that the problem is in the incorrect memory
parameters.
Question: are there any utilities or methods that will help to get the
correct memory parameters when working a regular BIOS from Linux or Windows
systems?
Many thanks!
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
--
Tech III * AppControl * Endpoint Protection * Server Maintenance
Buncombe County Schools Technology Department Network Group
ComicSans Awareness Campaign
--
coreboot mailing list: coreboot@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
