Dear coreboot folks,

Am 02.10.20 um 00:50 schrieb Paul Menzel:

I am trying to finish the port for the Asus F2A85-M Pro (variant of Asus F2A85-M). After getting the serial console working [1], it can be seen, that accessing `DMA1_RESET_REG` in `isa_dma_init()` hangs the system [2].

     outb(0, DMA1_RESET_REG);

Commenting this out, coreboot runs through and loads the payload. SeaBIOS has similar code, also hanging the system.

     // first reset the DMA controllers
     outb(0, PORT_DMA1_MASTER_CLEAR);

I am at a loss. If you have an idea, how to fix it, I am all ears.

Please find the serial console log attached.


Kind regards,

Paul


[1]: https://review.coreboot.org/c/coreboot/+/39371/
[2]: https://review.coreboot.org/c/coreboot/+/39377/
coreboot-4.12-3086-gfca41f2dcc Thu Oct  1 22:45:00 UTC 2020 bootblock starting (log level: 7)...
old reg: 0xc0
FMAP: Found "FLASH" version 1.1 at 0x0.
FMAP: base = 0xff800000 size = 0x800000 #areas = 3
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'fallback/romstage'
CBFS: Found @ offset 30000 size 4c48c
BS: bootblock times (exec / console): total (unknown) / 16 ms


coreboot-4.12-3086-gfca41f2dcc Thu Oct  1 22:45:00 UTC 2020 romstage starting (log level: 7)...
APIC 00: CPU Family_Model = 00610f31

APIC 00: ** Enter AmdInitReset [00020007]
Fch OEM config in INIT RESET
PCI: 00:14.4 bridge ctrl <- 0013
PCI: 00:14.4 cmd <- 00
PCI: 00:14.5 cmd <- 02
PCI: 00:15.0 bridge ctrl <- 0013
PCI: 00:15.0 cmd <- 00
PCI: 00:15.1 bridge ctrl <- 0013
PCI: 00:15.1 cmd <- 06
PCI: 00:16.0 cmd <- 02
PCI: 00:16.2 cmd <- 02
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1022/1410
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1022/1410
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 subsystem <- 1022/1410
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 subsystem <- 1022/1410
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 subsystem <- 1022/1410
PCI: 00:18.5 cmd <- 00
PCI: 03:00.0 cmd <- ffff
done.
BS: BS_DEV_ENABLE run times (exec / console): 0 / 30 ms
Initializing devices...
CPU_CLUSTER: 0 init
start_eip=0x00001000, code_size=0x00000031
Initializing CPU #0
CPU: vendor AMD device 610f31
CPU: family 15, model 13, stepping 01
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local APIC...
 apic_id: 0x10 done.
siblings = 01, CPU #0 initialized
Initializing CPU #1
Waiting for 1 CPUS to stop
CPU: vendor AMD device 610f31
CPU: family 15, model 13, stepping 01
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local APIC...
 apic_id: 0x11 done.
siblings = 01, CPU #1 initialized
All AP CPUs stopped (1062 loops)
CPU_CLUSTER: 0 init finished in 39 msecs
PCI: 00:00.0 init
PCI: 00:00.0 init finished in 0 msecs
PCI: 00:01.0 init
PCI: 00:01.0 init finished in 0 msecs
PCI: 00:01.1 init
PCI: 00:01.1 init finished in 0 msecs
PCI: 00:11.0 init
PCI: 00:11.0 init finished in 0 msecs
PCI: 00:12.0 init
PCI: 00:12.0 init finished in 0 msecs
PCI: 00:12.2 init
PCI: 00:12.2 init finished in 0 msecs
PCI: 00:13.0 init
PCI: 00:13.0 init finished in 0 msecs
PCI: 00:13.2 init
PCI: 00:13.2 init finished in 0 msecs
PCI: 00:14.0 init
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x10
IOAPIC: ID = 0x04
IOAPIC: 24 interrupts
IOAPIC: Enabling interrupts on FSB
PCI: 00:14.0 init finished in 7 msecs
PCI: 00:14.2 init
PCI: 00:14.2 init finished in 0 msecs
PCI: 00:14.3 init
isa_dma_init: 0
isa_dma_init: 1
isa_dma_init: 2
isa_dma_init: 3
isa_dma_init: 4
RTC Init
PCI: 00:14.3 init finished in 4 msecs
PCI: 00:14.5 init
PCI: 00:14.5 init finished in 0 msecs
PCI: 00:15.0 init
PCI: 00:15.0 init finished in 0 msecs
PCI: 00:15.1 init
PCI: 00:15.1 init finished in 0 msecs
PCI: 00:16.0 init
PCI: 00:16.0 init finished in 0 msecs
PCI: 00:16.2 init
PCI: 00:16.2 init finished in 0 msecs
PCI: 00:18.1 init
PCI: 00:18.1 init finished in 0 msecs
PCI: 00:18.2 init
PCI: 00:18.2 init finished in 0 msecs
PCI: 00:18.3 init
PCI: 00:18.3 init finished in 0 msecs
PCI: 00:18.4 init
PCI: 00:18.4 init finished in 0 msecs
PCI: 00:18.5 init
PCI: 00:18.5 init finished in 0 msecs
PNP: 002e.2 init
PNP: 002e.2 init finished in 0 msecs
PNP: 002e.8 init
PNP: 002e.8 init finished in 0 msecs
PNP: 002e.9 init
PNP: 002e.9 init finished in 0 msecs
PNP: 002e.a init
PNP: 002e.a init finished in 0 msecs
PNP: 002e.b init
PNP: 002e.b init finished in 0 msecs
PNP: 002e.108 init
PNP: 002e.108 init finished in 0 msecs
PNP: 002e.109 init
PNP: 002e.109 init finished in 0 msecs
PNP: 002e.209 init
PNP: 002e.209 init finished in 0 msecs
PNP: 002e.309 init
PNP: 002e.309 init finished in 0 msecs
PNP: 002e.409 init
PNP: 002e.409 init finished in 0 msecs
PNP: 002e.509 init
PNP: 002e.509 init finished in 0 msecs
PNP: 002e.609 init
PNP: 002e.609 init finished in 0 msecs
PNP: 002e.709 init
PNP: 002e.709 init finished in 0 msecs
PCI: 03:00.0 init
PCI: 03:00.0 init finished in 0 msecs
Devices initialized
BS: BS_DEV_INIT run times (exec / console): 23 / 122 ms
Finalize devices...
PCI: 00:14.3 final
Devices finalized
BS: BS_POST_DEVICE run times (exec / console): 0 / 3 ms

APIC 00: ** Enter AmdInitLate [00020004]
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
AmdInitLate() returned AGESA_SUCCESS
APIC 00: Heap in SystemMem (4) at 0x10000014
APIC 00: ** Exit  AmdInitLate [00020004]

APIC 00: ** Enter AmdS3Save [0002000b]
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'pci1002,9996.rom'
CBFS: Found @ offset 7e740 size f200
Manufacturer: ef
SF: Detected ef 4017 with sector size 0x1000, total 0x800000
SF: Successfully erased 4096 bytes @ 0xffff1000
Manufacturer: ef
SF: Detected ef 4017 with sector size 0x1000, total 0x800000
SF: Successfully erased 4096 bytes @ 0xffff0000
AmdS3Save() returned AGESA_SUCCESS
ASSERTION ERROR: file 'src/drivers/amd/agesa/state_machine.c', line 279
APIC 00: Heap in SystemMem (4) at 0x10000014
APIC 00: ** Exit  AmdS3Save [0002000b]
BS: BS_POST_DEVICE exit times (exec / console): 16 / 75 ms
Writing IRQ routing tables to 0xf0000...write_pirq_routing_table done.
Writing IRQ routing tables to 0x5fe71000...write_pirq_routing_table done.
PIRQ table: 48 bytes.
Wrote the mp table end at: 0x000f0410 - 0x000f05dc
Wrote the mp table end at: 0x5fe70010 - 0x5fe701dc
MP table: 476 bytes.
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 7c800 size 19e4
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at 5fe4c000.
ACPI:    * FACS
ACPI:    * DSDT
ACPI:    * FADT
pm_base: 0x0800
ACPI: added table 1/32, length now 40
ACPI:     * SSDT
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'pci1002,9996.rom'
CBFS: Found @ offset 7e740 size f200
In CBFS, ROM address for PCI: 00:01.0 = 0xff87e988
PCI: 00:01.0: Missing ACPI scope
ACPI: added table 2/32, length now 44
ACPI:    * MCFG
ACPI:    * MADT
ACPI: added table 3/32, length now 48
current = 5fe4de90
ACPI:    * HPET
ACPI: added table 4/32, length now 52
ACPI: added table 5/32, length now 56
ACPI:    * IVRS at 5fe4e0a0
ACPI: added table 6/32, length now 60
ACPI:    * SRAT at 5fe4e110
  AGESA SRAT table NULL. Skipping.
ACPI:   * SLIT at 5fe4e110
  AGESA SLIT table NULL. Skipping.
ACPI:  * AGESA ALIB SSDT at 5fe4e110
ACPI: added table 7/32, length now 64
ACPI:    * SSDT at 5fe4e630
ACPI: added table 8/32, length now 68
ACPI:    * SSDT for PState at 5fe4ece2
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'pci1002,9996.rom'
CBFS: Found @ offset 7e740 size f200
In CBFS, ROM address for PCI: 00:01.0 = 0xff87e988
           Copying VBIOS image from 0xff87e988
ACPI:    * VFCT at 5fe4ecf0
ACPI: added table 9/32, length now 72
ACPI: done.
ACPI tables: 73568 bytes.
smbios_write_tables: 5fe4b000
SMBIOS firmware version is set to coreboot_version: '4.12-3086-gfca41f2dcc'
SMBIOS tables: 528 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum 7ff7
Writing coreboot table at 0x5fe72000
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000c0000-000000005fe4afff: RAM
 3. 000000005fe4b000-000000005feaafff: CONFIGURATION TABLES
 4. 000000005feab000-000000005ffbafff: RAMSTAGE
 5. 000000005ffbb000-000000005fffffff: CONFIGURATION TABLES
 6. 0000000060000000-000000007fffffff: RESERVED
 7. 00000000f8000000-00000000fbffffff: RESERVED
 8. 0000000100000000-000000017effffff: RAM
Manufacturer: ef
SF: Detected ef 4017 with sector size 0x1000, total 0x800000
FMAP: area COREBOOT found @ 200 (8388096 bytes)
Wrote coreboot table at: 0x5fe72000, 0x300 bytes, checksum 9f21
coreboot table: 792 bytes.
IMD ROOT    0. 0x5ffff000 0x00001000
IMD SMALL   1. 0x5fffe000 0x00001000
CONSOLE     2. 0x5ffde000 0x00020000
TIME STAMP  3. 0x5ffdd000 0x00000910
ROMSTG STCK 4. 0x5ffc5000 0x00018000
AFTER CAR   5. 0x5ffbb000 0x0000a000
RAMSTAGE    6. 0x5feaa000 0x00111000
ACPISCRATCH 7. 0x5fe7a000 0x00030000
COREBOOT    8. 0x5fe72000 0x00008000
IRQ TABLE   9. 0x5fe71000 0x00001000
SMP TABLE  10. 0x5fe70000 0x00001000
ACPI       11. 0x5fe4c000 0x00024000
SMBIOS     12. 0x5fe4b000 0x00000800
IMD small region:
  IMD ROOT    0. 0x5fffec00 0x00000400
  FMAP        1. 0x5fffeb40 0x000000b6
  ROMSTAGE    2. 0x5fffeb20 0x00000004
BS: BS_WRITE_TABLES run times (exec / console): 10 / 150 ms
FMAP: area COREBOOT found @ 200 (8388096 bytes)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 91c00 size 122c4
Checking segment from ROM address 0xff891e38
Checking segment from ROM address 0xff891e54
Loading segment from ROM address 0xff891e38
  code (compression=1)
  New segment dstaddr 0x000dd0c0 memsize 0x22f40 srcaddr 0xff891e70 filesize 0x1228c
Loading Segment: addr: 0x000dd0c0 memsz: 0x0000000000022f40 filesz: 0x000000000001228c
using LZMA
Loading segment from ROM address 0xff891e54
  Entry Point 0x000fcd4a
BS: BS_PAYLOAD_LOAD run times (exec / console): 14 / 24 ms
Jumping to boot code at 0x000fcd4a(0x5fe72000)
SeaBIOS (version rel-1.14.0-3-g849c5e5)
BUILD: gcc: (Debian 10.2.0-13) 10.2.0 binutils: (GNU Binutils for Debian) 2.35.1
Attempting to find coreboot table
Found coreboot table forwarder.
Now attempting to find coreboot memory map
SeaBIOS (version rel-1.14.0-3-g849c5e5)
BUILD: gcc: (Debian 10.2.0-13) 10.2.0 binutils: (GNU Binutils for Debian) 2.35.1
Found coreboot cbmem console @ 5ffde000
Found mainboard ASUS F2A85-M_PRO
malloc preinit
Relocating init from 0x000de9e0 to 0x5fdfd360 (size 56320)
malloc init
Found CBFS header at 0xff800238
Add romfile: cbfs master header (size=32)
Add romfile: fallback/ramstage (size=129520)
Add romfile: config (size=265)
Add romfile:  (size=344)
Add romfile: apu/amdfw (size=66048)
Add romfile: fallback/romstage (size=312460)
Add romfile: revision (size=675)
Add romfile: fallback/dsdt.aml (size=6628)
Add romfile: cmos_layout.bin (size=1164)
Add romfile: pci1002,9996.rom (size=61952)
Add romfile: fallback/postcar (size=16844)
Add romfile: fallback/payload (size=74436)
Add romfile:  (size=7650968)
Add romfile: s3nv (size=8192)
Add romfile:  (size=24472)
Add romfile: bootblock (size=32768)
multiboot: eax=5feeb140, ebx=5feeb104
init ivt
init bda
init bios32
init PMM
init PNPBIOS table
init keyboard
init mouse
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org

Reply via email to