""The question about LCD driver of DM355
richard.zhao
Mon, 24 Nov 2008 19:12:53 -0800
Dear all,
My board is Dm355 EVM. I want to attach a QVGA(320x240) LCD.
My VPBE used the "PLL1 SYSCLK3" as the module input clock. I don't want
to change the frequency of "ARM subsystem" with "PLL1 SYSCLK1" so I only
can get the "PLL1 SYSCLK3" down to 13.5MHz for the mininum.
Unfortunately, My LCD needs a 5MHz-8MHz DCLK.
I can set the DCLKCTL and DCLKPTN registers to get the required DCLK but
can't get the appropriate Hsync and Vsync. It seems that Hsync and Vsync
is derived from "VPBE module clock" but not the "VCLK(DCLK)".
Did anyone attach 320x240 or 240x320 LCD in the same method? Please help
me, any clue is appreciated!""
Dear Zhao,
Now I am trying to attach the 320x240 LCD on my custom board. The HSYNC and
VSYNC signals I down to 13 Mhz as you said, but unfortunately I couldnt
change DCLK's frequency.
Did you solve that problem? Now I am trying to change on DCLKCTL register.
Can you give me some advises?
Regards
Canibek Sagin
Embedded System Developer
_______________________________________________
Davinci-linux-open-source mailing list
[email protected]
http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
