> -----Original Message-----
> From: Thierry Herbelot <thierry.herbe...@6wind.com>
> Sent: Thursday, June 17, 2021 11:13 PM
> To: dev@dpdk.org
> Cc: Thierry Herbelot <thierry.herbe...@6wind.com>; tho...@monjalon.net;
> jer...@marvell.com; Ruifeng Wang <ruifeng.w...@arm.com>; Honnappa
> Nagarahalli <honnappa.nagaraha...@arm.com>; Juraj Linkeš
> <juraj.lin...@pantheon.tech>
> Subject: [PATCH V6] config/arm: add Qualcomm Centriq 2400 part number
> 
> 0xc00 is for "SoC 2.0" Qualcomm Centriq servers.
> 0x800 is for "SoC 1.1".
> 
> Cc: Jerin Jacob <jer...@marvell.com>
> Cc: Ruifeng Wang <ruifeng.w...@arm.com>
> Cc: Honnappa Nagarahalli <honnappa.nagaraha...@arm.com>
> Cc: Juraj Linkeš <juraj.lin...@pantheon.tech>
> 
> Signed-off-by: Thierry Herbelot <thierry.herbe...@6wind.com>
> --
> V2: add maintainers as Cc
> V3: fix meson syntax for the SoC v1.1 machine description
> V4: add new soc_centriq2400_v1_1 to the supported SoC list
> V5: remove 'soc_' prefix in the supported SoC list
> V6: remove soc declarations for Centriq 2400 (SoC v1.1)
> ---
>  config/arm/meson.build | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)
> 
> diff --git a/config/arm/meson.build b/config/arm/meson.build index
> e83a56e0d589..9795ef08bc08 100644
> --- a/config/arm/meson.build
> +++ b/config/arm/meson.build
> @@ -179,7 +179,8 @@ implementer_qualcomm = {
>          ['RTE_MAX_NUMA_NODES', 1]
>      ],
>      'part_number_config': {
> -        '0xc00': {'machine_args':  ['-march=armv8-a+crc']}
> +        '0x800': {'machine_args':  ['-march=armv8-a+crc']},
> +        '0xc00': {'machine_args':  ['-march=armv8-a+crc']},
Nit, redundant comma at the end of the line.
With suggested change,
Acked-by: Ruifeng Wang <ruifeng.w...@arm.com>

Thanks.
>      }
>  }
> 
> --
> 2.29.2

Reply via email to