Hi,
These two patches allow me to program my Digilent Atlys board (when loaded with
ixo-usb-jtag - https://github.com/mithro/ixo-usb-jtag) using UrJTAG.
------------------------------------------------------------------------------
$ ./make.py -X ../HDMI2USB-misoc-firmware -t atlys -s VideomixerSoC \
-Op programmer urjtag load-bitstream
__ ___ _ ____ _____
/ |/ / (_) / __/__ / ___/
/ /|_/ / / / _\ \/ _ \/ /__
/_/ /_/ /_/ /___/\___/\___/
a high performance and small footprint SoC based on Migen
====== Building for: ======
Platform: atlys
Target: atlys
Subtarget: VideomixerSoC
CPU type: lm32
===========================
Connected to libftdi driver.
IR length: 6
Chain length: 1
Device Id: 01000100000000001000000010010011 (0x44008093)
Manufacturer: Xilinx (0x093)
Part(0): xc6slx45 (0x4008)
Stepping: 3
Filename: /usr/share/urjtag/xilinx/xc6slx45/xc6slx45
Bitstream information:
Design: atlys-videomixersoc-atlys.ncd;UserID=0xFFFFFFFF
Part name: 6slx45csg324
Date: 2015/07/03
Time: 00:30:24
Bitstream length: 1487444
------------------------------------------------------------------------------
I'm unsure about what the second patch is doing regarding CFG ops, but I found
the suggestion in the #milkymist logs and it seems to work. Without those
commands, I get the following error;
------------------------------------------------------------------------------
error: when parsing command 'pld load build/atlys-videomixersoc-atlys.bit'
error: pld subsystem: unknown instruction 'CFG_IN'
------------------------------------------------------------------------------
I also had to patch my urjag STEPPINGS file to make this work, otherwise I get
the following error;
------------------------------------------------------------------------------
jtag> detect
IR length: 6
Chain length: 1
Device Id: 01000100000000001000000010010011 (0x44008093)
Manufacturer: Xilinx (0x093)
Part(0): xc6slx45 (0x4008)
Unknown stepping! (0100) (/usr/share/urjtag/xilinx/xc6slx45/STEPPINGS)
------------------------------------------------------------------------------
I added the following line;
------------------------------------------------------------------------------
0100 xc6slx45 3
------------------------------------------------------------------------------
Tim 'mithro' Ansell (2):
Allow using non-milkymist cables with UrJTAG.
Adding support for bypassing CFG ops.
mibuild/platforms/m1.py | 2 +-
mibuild/xilinx/programmer.py | 23 +++++++++++++++++++----
2 files changed, 20 insertions(+), 5 deletions(-)
--
2.4.3.573.g4eafbef
_______________________________________________
M-Labs devel mailing list
https://ssl.serverraum.org/lists/listinfo/devel
