On Thursday 17 January 2013 02:00 PM, Linus Walleij wrote:
On Sat, Jan 5, 2013 at 1:02 PM, Laxman Dewangan <[email protected]> wrote:
From: Pritesh Raithatha <[email protected]>
NVIDIA's Tegra114 added two more configuration parameter in pinmux i.e.
rcv-sel and drive type.
rcv-sel: Select between High and Normal VIL/VIH receivers.
RCVR_SEL=1: High VIL/VIH
RCVR_SEL=0: Normal VIL/VIH
drv_type: Ouptput drive type:
33-50 ohm driver: 0x1
66-100ohm driver: 0x0
Add support of these parameters to be configure from DTS file.
Tegra20 and Tegra30 does not support this configuration and hence initialize
their
pinmux structure with reg = -1.
Originally written by Pritesh Raithatha.
Changes by ldewangan:
- remove drvtype_width as it is always 2.
- Better describe the change.
Signed-off-by: Pritesh Raithatha <[email protected]>
Signed-off-by: Laxman Dewangan <[email protected]>
Stephen, can you look at this patch?
Authors: you need Stephen's ACK on this.
Stephen have already given his reviewed by on thi series and I posted V2
version of taking care his comment.
Stephen's comment was in
Re: [PATCH 2/2] pinctrl: tegra114: add pinctrl driver for NVIDIA's
Tegra114 SoC
Can you please review the v2 version of this series?
Thanks,
Laxman
_______________________________________________
devicetree-discuss mailing list
[email protected]
https://lists.ozlabs.org/listinfo/devicetree-discuss
