Is someone working on adding AVX instruction support to Illumos as
described at "https://www.illumos.org/issues/533";?
The recent Intel and AMD CPUs support AVX (256 bit math) instructions.
Use of AVX instructions can provide a large boost over SSE2+ in
performance (e.g. over 2x). Without support for it in the OS (at
least register preservation across context switches), it is impossible
to use AVX instructions, even if the compiler supports it (GCC 4.6
somewhat supports it, with 4.7 being much better).
This bug is currently marked with "low" status but given that AVX is a
major new feature of CPUs currently available (e.g. Intel "Core 2 +
AVX", Intel "Sandy Bridge", and AMD "Bulldozer"), it seems like the
bug should be given increased priority.
Bob
--
Bob Friesenhahn
[email protected], http://www.simplesystems.org/users/bfriesen/
GraphicsMagick Maintainer, http://www.GraphicsMagick.org/
-------------------------------------------
illumos-discuss
Archives: https://www.listbox.com/member/archive/182180/=now
RSS Feed: https://www.listbox.com/member/archive/rss/182180/21175430-2e6923be
Modify Your Subscription:
https://www.listbox.com/member/?member_id=21175430&id_secret=21175430-6a77cda4
Powered by Listbox: http://www.listbox.com
