Kaanapali (SM8750) and Glymur use two display power domains.
CORE_GDSC powers the main display hardware while INT2_GDSC powers
a subset of SSPP blocks (VIG2/VIG3/DMA5/DMA6).

Add DISP_CC_MDSS_CORE_INT2_GDSC alongside the existing CORE_GDSC
reference in the MDSS node on both platforms and provide matching
power-domain-names entries for the display power domains.

Signed-off-by: Yongxing Mou <[email protected]>
---
 arch/arm64/boot/dts/qcom/glymur.dtsi    | 4 +++-
 arch/arm64/boot/dts/qcom/kaanapali.dtsi | 4 +++-
 2 files changed, 6 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi 
b/arch/arm64/boot/dts/qcom/glymur.dtsi
index dd80da14ab10..1e447c1d69f7 100644
--- a/arch/arm64/boot/dts/qcom/glymur.dtsi
+++ b/arch/arm64/boot/dts/qcom/glymur.dtsi
@@ -4898,7 +4898,9 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
                        interconnect-names = "mdp0-mem",
                                             "cpu-cfg";
 
-                       power-domains = <&dispcc DISP_CC_MDSS_CORE_GDSC>;
+                       power-domains = <&dispcc DISP_CC_MDSS_CORE_GDSC>,
+                                       <&dispcc DISP_CC_MDSS_CORE_INT2_GDSC>;
+                       power-domain-names = "core", "int2";
 
                        iommus = <&apps_smmu 0x1de0 0x2>;
 
diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi 
b/arch/arm64/boot/dts/qcom/kaanapali.dtsi
index ace19b8b12d7..ae851adec5a6 100644
--- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi
+++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi
@@ -3581,7 +3581,9 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
                        interconnect-names = "mdp0-mem",
                                             "cpu-cfg";
 
-                       power-domains = <&dispcc DISP_CC_MDSS_CORE_GDSC>;
+                       power-domains = <&dispcc DISP_CC_MDSS_CORE_GDSC>,
+                                       <&dispcc DISP_CC_MDSS_CORE_INT2_GDSC>;
+                       power-domain-names = "core", "int2";
 
                        iommus = <&apps_smmu 0x800 0x2>;
 

-- 
2.43.0

Reply via email to