http://bugs.freedesktop.org/show_bug.cgi?id=17099
--- Comment #14 from Roland Scheidegger <[EMAIL PROTECTED]> 2008-10-16 06:14:51 PST --- (In reply to comment #13) > Traditionally, the zbuffer layout is different on low end/IGP variants (i.e. > those that are TCL-less). That is the case for r100/r200 and that would be > consistent with the fact that this bug is only seen on those chips, so I'd > wager this geenralizes to r300 as well. Did anyone dig into that possibility ? > Basically you'd just need to fix the span code in mesa. But tile translation should be handled by the chip itself (except there was a bug with the tcl-less r100), by use of the tiling regions. This should work the same no matter what the layout actually is. Unless the surface bits would have different meaning for some r300 based chips or there are some other options with tile configuration... -- Configure bugmail: http://bugs.freedesktop.org/userprefs.cgi?tab=email ------- You are receiving this mail because: ------- You are the assignee for the bug. ------------------------------------------------------------------------- This SF.Net email is sponsored by the Moblin Your Move Developer's challenge Build the coolest Linux based applications with Moblin SDK & win great prizes Grand prize is a trip for two to an Open Source event anywhere in the world http://moblin-contest.org/redirect.php?banner_id=100&url=/ -- _______________________________________________ Dri-devel mailing list [email protected] https://lists.sourceforge.net/lists/listinfo/dri-devel
