What is, or even better, how do I measure transmit latency. As defined in Intel docs transmit latency is measured from tail update until packet is transmitted on the wire. The docs give a chart which seems to say 1-2 usec for a 64 byte packet ( I'm visually extrapolating figure 7-31 in the Intel 82599 data sheet page 398 ).
Thanks, Doug ------------------------------------------------------------------------------ Meet PCI DSS 3.0 Compliance Requirements with EventLog Analyzer Achieve PCI DSS 3.0 Compliant Status with Out-of-the-box PCI DSS Reports Are you Audit-Ready for PCI DSS 3.0 Compliance? Download White paper Comply to PCI DSS 3.0 Requirement 10 and 11.5 with EventLog Analyzer http://pubads.g.doubleclick.net/gampad/clk?id=154622311&iu=/4140/ostg.clktrk _______________________________________________ E1000-devel mailing list E1000-devel@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/e1000-devel To learn more about Intel® Ethernet, visit http://communities.intel.com/community/wired
