Please do not reply to this email. Use the web interface provided at: http://bugs.ecos.sourceware.org/show_bug.cgi?id=1000819
--- Comment #16 from Grant Edwards <[email protected]> 2011-03-16 17:19:53 GMT --- (In reply to comment #15) > (In reply to comment #14) > > > > No ARM7 has cache, so it's safe IMO. > > > > Samsung S3C45xx ARM7 parts have cache. Or did you mean no Atmel > > ARM7 parts have cache? > > Ah ok, that changes things then. This is meant to be a generic ARM7 > HAL. The initial focus is on AT91, but it's definitely not meant to > be an AT91 ARM7 HAL. > > In that case that complicates things. We need to construct the ARM7 > variant hal_cache.h in such a way that a processor HAL > (e.g. S3C45xx) can override all the settings. FWIW, the "snds" port is for the Samsung S3C4500/4510 ARM7 parts and supports the CACHE macros. I haven't looked at it in ages, so I don't know what state it's in. Those parts are so old that I doubt anybody cares enough to re-write the HAL to use any sort of generic ARM7 support. (They are still selling the '4510, but the '4500 died ages ago.) -- Grant -- Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email ------- You are receiving this mail because: ------- You are on the CC list for the bug.
