Dear All, I am new to Electric. I wonder how well Electric perform in the layout of a large design, e.g. 1 million transistors in a 0.25um CMOS process, esp. the full chip netlist extraction, DRC, and LVS. Could you comment on these? Thanks, Yonggang
-- You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group. To unsubscribe from this group and stop receiving emails from it, send an email to [email protected]. For more options, visit https://groups.google.com/groups/opt_out.
