Posted by special request - Scott Douglas, EMC-PSTC Admin

*The Role: EMC Design Engineer - Mountain View *

As an EMC Engineer in Platforms Engineering, you will play a key role in 
the development of one of the world's most impressive computing 
infrastructures! Your objective will be to collaborate closely with our 
Hardware Design Teams to develop, test and qualify products to be 
compliant with the relevant worldwide EMC standards and regulatory 
requirements. This will involve engaging with various disciplines 
(Electrical, Mechanical, Thermal, Power etc) as early as possible in the 
R&D cycle to ensure compliance by design rather than retrofit at a later 
time. In addition you will be required to ensure all formal product 
certification documentation and labeling is in place for all deployment 
jurisdictions.

Responsibilities:

    * Work closely with hardware design teams and suppliers to
      understand new project architectures and requirements and
      subsequently provide design input, develop test plans and conduct
      compliance testing to extract key data to validate that all EMC
      goals are met in accordance with the relevant regulatory standards
      and specifications.
    * Resolve complex non-compliant issues by the most efficient and
      cost effective methods. Ensure findings, risks and recommendations
      are clearly communicated to the various cross functional teams.
    * Co-ordinate the process of formal certification and subsequently
      maintain high quality product technical files and reports.
    * Cultivate good working relationships with customers, external
      suppliers, test labs and manufacturing partners.

Requirements:

    * Bachelor's degree in EE, or equivalent. M.S. or PhD in EMC or
      related discipline desirable.
    * A minimum of 8 years hands-on EMC Design experience preferably
      with information Technology Equipment. Strong technical background
      and analytical knowledge of EMC and high speed design principles
      coupled with familiarity with a variety of software modeling tools.
    * Good general understanding of hardware design constraints and
      tradeoffs and an ability to find cost effective work-arounds where
      feasible. Ability to simultaneously investigate multiple avenues
      to solve problems.
    * Expert knowledge of international standards and procedures related
      to obtaining worldwide product certifications ( e.g. FCC, CISPR,
      ICES, VCCI, etc.)
    * Familiarity with test equipment such as spectrum analyzers,
      oscilloscopes, LISN's, network analyzers, current probes, etc.
    * Excellent understanding of product delivery life-cycles in a
      dynamic fast paced environment.
    * Strong oral and written communication and interpersonal skills.

IF INTERESTED, PLEASE CONTACT MICHELLE BOSTOCK ([email protected] 
<mailto:[email protected]> <mailto:[email protected]>)

-

This message is from the IEEE Product Safety Engineering Society
emc-pstc discussion list.    Website:  http://www.ieee-pses.org/

To post a message to the list, send your e-mail to [email protected]

Instructions:  http://listserv.ieee.org/request/user-guide.html

List rules: http://www.ieee-pses.org/listrules.html

For help, send mail to the list administrators:

     Scott Douglas           [email protected]
     Mike Cantwell           [email protected]

For policy questions, send mail to:

     Jim Bacher:             [email protected]
     David Heald:            [email protected]

All emc-pstc postings are archived and searchable on the web at:

    http://www.ieeecommunities.org/emc-pstc

______________________________________________________________________
This e-mail has been scanned by MCI Managed Email Content Service, using
Skeptic(tm) technology powered by MessageLabs. For more information on MCI's
Managed Email Content Service, visit http://www.mci.com.
______________________________________________________________________

Reply via email to