In message <[email protected]>,
dated Thu, 28 Mar 2013, Ken Wyatt <[email protected]> writes:
Therefore, (in theory) if the ESD current is diverted to the "lower"
plane, it should not affect the circuitry on the PC board.
The ESD current is quite often large (e.g. 1 to 10 A), so its magnetic
field can affect nearby circuits on other layers.
If, in implementing this extra plane, ESD currents are allowed to
"leak" to the "upper" plane, then all bets are off. I believe things
like vias or any type of clearance holes could easily compromise this
added plane.
These alter the current distribution in the plane, so they affect the
magnetic field as well.
--
OOO - Own Opinions Only. See www.jmwa.demon.co.uk
Which Thunderbird will David Miliband pilot? Or will he drive Lady Penelope?
John Woodgate, J M Woodgate and Associates, Rayleigh, Essex UK
-
----------------------------------------------------------------
This message is from the IEEE Product Safety Engineering Society emc-pstc discussion
list. To post a message to the list, send your e-mail to <[email protected]>
All emc-pstc postings are archived and searchable on the web at:
http://www.ieee-pses.org/emc-pstc.html
Attachments are not permitted but the IEEE PSES Online Communities site at
http://product-compliance.oc.ieee.org/ can be used for graphics (in well-used
formats), large files, etc.
Website: http://www.ieee-pses.org/
Instructions: http://listserv.ieee.org/request/user-guide.html
List rules: http://www.ieee-pses.org/listrules.html
For help, send mail to the list administrators:
Scott Douglas <[email protected]>
Mike Cantwell <[email protected]>
For policy questions, send mail to:
Jim Bacher: <[email protected]>
David Heald: <[email protected]>
