That line of verilog is intended to "sign-extend" the requested velocity
from the width of velocity commands to the width of the position
register. For instance, the 4-bit number
1010
is sign-extended to the 8-bit number
11111010
that is, the top bit is repeated 4 more times. In 2's complement
arithmetic, both of these represent the number -6.
Jeff
-------------------------------------------------------------------------
This SF.net email is sponsored by: Microsoft
Defy all challenges. Microsoft(R) Visual Studio 2005.
http://clk.atdmt.com/MRT/go/vse0120000070mrt/direct/01/
_______________________________________________
Emc-users mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/emc-users
