On 11/13/2018 6:01 AM, Les Newell wrote: > > Of course using the generated code in an actual product would be > crazy. It relied heavily on undocumented quirks of the chip. Any > slight change to the chip internal design by the manufacturer is > very likely to break the code. Even production variations would > affect the results.
Which is why their next focus was going to target multiple lots and temperature ranges. I've worked with FPGA's for 30+ years and what they did was really cool. While the results don't directly map to a (theoretically identical) different portion of the chip, note how rapidly the implementation re-converges to a successful design. I've also had some experience in pushing FPGA's into "non-standard" behavior, including using the I/O blocks as delta-sigma ADCs & linear amplifiers and using internal gates as a ring oscillator. There's a lot that's possible which you can't do if you obey all the rules! :) Their design process might not be what you'd want to use for your Next Big Thing (tm) in today's world, but IMHO it's an intriguing method with a lot of potential. -- Charles Steinkuehler [email protected]
signature.asc
Description: OpenPGP digital signature
_______________________________________________ Emc-users mailing list [email protected] https://lists.sourceforge.net/lists/listinfo/emc-users
