I did a quick test to see if I could confuse a 7I76 by sending it garbage/interrupted transmissions (cycling the FPGA side power while doing high speed comms. I did this 500 times without the 7i76 I/O processor ever requiring a power cycle to recover. I still think this is some other issue (power?)


Peter Wallace
Mesa Electronics


_______________________________________________
Emc-users mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/emc-users

Reply via email to