Daniël Mantione schrieb:
Op Thu, 31 Jul 2008, schreef Michael Schnell:
The reason is that the cache coherency algorithms don't scale.
This again is a software problem.
Cache coherency algorithms are implemented in hardware.
If the task to do allows it the software needs to be written in a way
that the cache coherency is not disturbed.
Easier said than done, because threading always involves multiple cores
operating in the same address space, which means the cores need to
communicate which core has which page in cache.
BTW all "super-computers" feature thousands of CPUs, but of course
this is not simple SMP.
Like I said, the HPC world did move to distributed memory with message
passing years ago and is not using threading. Threading simply didn't
scale enough.
Nobody said that mt support is limited to smp systems.
_______________________________________________
fpc-devel maillist - fpc-devel@lists.freepascal.org
http://lists.freepascal.org/mailman/listinfo/fpc-devel
