https://gcc.gnu.org/bugzilla/show_bug.cgi?id=128105

--- Comment #2 from GCC Commits <cvs-commit at gcc dot gnu.org> ---
The master branch has been updated by Uros Bizjak <[email protected]>:

https://gcc.gnu.org/g:dda38d7813c482fc519a10d12a9be2f2c758cc25

commit r17-5504-gdda38d7813c482fc519a10d12a9be2f2c758cc25
Author: Uros Bizjak <[email protected]>
Date:   Fri Oct 23 13:53:03 2026 +0200

    i386: Disable AES, SHA and PCLMUL when SSE2 is disabled [PR128105]

    AES, SHA and PCLMUL all depend on SSE2 (their *_SET masks pull it in),
    but OPTION_MASK_ISA_SSE2_UNSET did not clear them.  As a result,
    -mno-sse (or -mno-sse2) left these ISAs enabled, together with
    anything built on top of them such as VPCLMULQDQ, and the compiler
    could then try to use patterns that require XMM registers when SSE
    is not available.

    Add AES, SHA and PCLMUL to the SSE2 unset mask so that disabling SSE2
    also disables the ISAs that depend on it.

            PR target/128105

    gcc/ChangeLog:

            * common/config/i386/i386-common.cc (OPTION_MASK_ISA_SSE2_UNSET):
            Add OPTION_MASK_ISA_AES_UNSET, OPTION_MASK_ISA_SHA_UNSET and
            OPTION_MASK_ISA_PCLMUL_UNSET.

    gcc/testsuite/ChangeLog:

            * gcc.target/i386/pr128105.c: New test.

Reply via email to