Messages by Date
-
2025/07/23
[gcc r15-10060] c++/modules: Support re-streaming TU_LOCAL_ENTITYs [PR120412]
Nathaniel Shead via Gcc-cvs
-
2025/07/23
[gcc r16-2459] c++/modules: Support re-streaming TU_LOCAL_ENTITYs [PR120412]
Nathaniel Shead via Gcc-cvs
-
2025/07/23
[gcc(refs/users/aoliva/heads/testme)] [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc/aoliva/heads/testme] [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc/aoliva/heads/testme] [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc(refs/users/aoliva/heads/testme)] [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc r16-2457] aarch64: Relaxed SEL combiner patterns for unpacked SVE FP unary operations
Spencer Abson via Gcc-cvs
-
2025/07/23
[gcc/aoliva/heads/testme] (377 commits) [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc(refs/users/aoliva/heads/testme)] [hardbool] implement OP=, ++ and --, volatile and atomics
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc/aoliva/heads/testbase] (376 commits) aarch64: Add support for unpacked SVE FP unary operations
Alexandre Oliva via Gcc-cvs
-
2025/07/23
[gcc r16-2456] aarch64: Add support for unpacked SVE FP unary operations
Spencer Abson via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Change bellow in comments to below
Jeff Law via Libstdc++-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine case 1 with GR2VR cost 0, 1 and 2 for QI, HI
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vaaddu.vv to vaaddu.vx on GR2VR cost for HI, QI and SI mode
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refine the test case for vector avg_floor and avg_ceil [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v2] RISC-V: Vector-scalar widening multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Restrict generic-vector-ooo DFA
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine for DImode
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISCV: Remove the v extension requirement for sat scalar run test
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Fix wrong CFA during stack probe
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add ashiftrt operand 2 for vector avg_floor and avg_ceil
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Allow VLS DImode for sat_op vx DImode pattern
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support RVVDImode for avg3_ceil auto vect
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vssub.vv to vssub.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix vsetvl merge rule.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Enable zvfh for vector-scalar half-float run tests
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Add missing insn types to xiangshan.md and mips-p8700.md
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support RVVDImode for avg3_floor auto vect
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine case 0 with GR2VR cost 0, 2 and 15 for QI, HI
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v5] RISC-V: Mips P8700 Conditional Move Support.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for unsigned scalar SAT_ADD form 8 and form 9
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Vector-scalar widening negate-multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: prevent NULL_RTX dereference in riscv_macro_fusion_pair_p ()
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for rv32 SAT_MUL from uint64
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Make zero-stride load broadcast a tunable.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssub.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for unsigned vector SAT_SUB form 11 and form 12
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Adjust testdata for unsigned vector SAT_SUB
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Detect new fusions for RISC-V
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Implement unsigned scalar SAT_MUL from uint128_t
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/120642] Avoid propagating constant AVL for theadvector
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Disable uint128_t testcase of SAT_MUL when rv32
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsadd.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssub.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Do not use vsetivli for THeadVector.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test cases for unsigned scalar SAT_MUL from uint128_t
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vsadd.vv to vsadd.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [committed][RISC-V] Fix testsuite fallout from check-function-bodies change
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Ignore non-types in builtin function hash.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsadd.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Add basic instrumentation to fusion detection
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/118886] Refine when two insns are signaled as fusion candidates
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for signed scalar SAT_ADD IMM form 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] [RISC-V] Fix shift type for RVV interleaved stepped patterns [PR120356]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Refactor record_function_versions.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssubu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Correct CFA notes for stack-clash protection [PR120714]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Ignore -Oz for most rvv testcase [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Primary vector pipeline model for sifive 7 series
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: Skip tests providing -march/-mcpu for ILP32E/ILP64E ABIs
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssubu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test due to cost model change
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adding B ext, fp16 and missing scalar instruction type for sifive-7 pipeline model [PR120659
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Vector-scalar negate-multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vssubu.vv to vssubu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: update prepare_ternary_operands to handle vector-scalar case [PR120828]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsaddu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix ICE for expand_select_vldi [PR120652]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmin.vv to vmin.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pipeline-checker script
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix build issue
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_dup + vmax.vv combine case 1 with max func 1 and GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/119971] Avoid losing shift count masking
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [sanitizer_common] Fix build on ppc64+musl (#120036)
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add Profiles RVA/B23S64 support.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add patterns for vector-scalar multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refactor the function bitmap_union_of_preds_with_entry
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Regen riscv-ext.texi [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add comment and reorder the the include files in riscv.md [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/118241] Fix data prefetch predicate/constraint for RISC-V
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsaddu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/119830] Fix RISC-V codegen on 32bit hosts
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vsaddu.vv to vsaddu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vremu.vv to vremu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vminu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add generic tune as default.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Use riscv_2x_xlen_mode_p [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adding cost model for zilsd
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Use builtin clz/ctz when count_leading_zeros and count_trailing_zeros is used
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Force several tests to use rocket tuning
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmin.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vminu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmin.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vminu.vv to vminu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refine VX combine test case 0 to avoid code duplication
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v1] RISC-V: Use scratch reg for loop control
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Update Profiles string in RV23.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmaxu.vv to vmaxu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add patterns for vector-scalar negate-(multiply-add/sub) [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmaxu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmaxu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add -fno-pie flags to testcases
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_dup + vmax.vv combine case 0 with max func 0 and GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_dup + vmax.vv combine case 0 with max func 1 and GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: fix an obvious build error
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_dup + vmax.vv combine case 1 with max func 0 and GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vremu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for vremu.vx combine
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmax.vv to vmax.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Prevent speculative vsetvl insn scheduling
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Enable more if-conversion on RISC-V
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: frm/mode-switch: Reduce FRM restores on DYN transition [PR119164]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrem.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrem.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vremu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: frm/mode-switch: robustify call_insn backtracking [PR120203]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vrem.vv to vrem.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for vrem.vx combine
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [to-be-committed][RISC-V] Handle 32bit operands in condition for conditional moves
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for vdivu.vx combine
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vdivu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: frm/mode-switch: remove dubious frm edge insertion before call_insn
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vidvu.vv to vdivu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vdivu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Handle 32bit operands in condition for conditional moves
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: frm/mode-switch: remove TARGET_MODE_CONFLUENCE
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support -mcpu for XiangShan Kunminghu cpu.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Improve signed division by 2^n
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Sstvecd extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix ICE for gcc.dg/graphite/pr33576.c with rv32gcv
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Don't use structured binding in riscv-common.cc
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Sscounterenw extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Sstvala extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Improve sequences to generate -1, 1 in some cases.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Ssu64xl extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Update extension defination.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Ssccptr extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v2] RISC-V: Add svbare extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Leverage get_vector_binary_rtx_cost to avoid code dup [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Smrnmi extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support Sm/scsrind extensions.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Imply zicsr for svade and svadu extensions.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add Shlcofideleg extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for vdiv.vx combine
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar multiply-add/sub [PR119100]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vdiv.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vdiv.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Use helper function to get FPR to VR move cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Add smcntrpmf extension.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vidv.vv to vdiv.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add minimal support of double trap extension 1.0
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Implement full-featured iterator for riscv_subset_list [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adjust build rule for gen-riscv-ext-opt and gen-riscv-ext-texi
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] testsuite: RISC-V: Fix the typo in param-autovec-mode.c
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for avg_ceil
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test cases for avg_ceil vaadd implementation
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix line too long format issue for autovect.md [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Leverage vaadd.vv for signed standard name avg_ceil
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test cases for avg_floor vaadd implementation
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Add andi+bclr synthesis
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmul.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test for avg_floor
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vxor.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmul.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Avoid division by zero in check_builtin_call [PR120436].
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Leverage vaadd.vv for signed standard name avg_floor
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmul.vv to vmul.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vxor.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vor.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for signed vector SAT_ADD IMM form 1
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V:Add testcases for signed .SAT_ADD IMM form 1 with IMM = -1.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vxor.vv to vxor.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] shift+and+shift for logical and synthesis
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vor.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vor.vv to vor.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Default-initialize variable.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add autovec mode param.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix some dynamic LMUL costing.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support CPUs in -march.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Clear both upper and lower bits using 3 shifts
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Clear high or low bits using shift pairs
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH][RISC-V][PR target/70557] Improve storing 0 to memory on rv32
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Improve (x << C1) + C2 split code
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vand.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] testsuite: RISC-V: Update the cset-sext-sfb/zba-slliuw test optimization level.
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: RISC-V: Combine vec_duplicate + vand.vv to vand.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vand.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/120368] Fix 32bit shift on rv64
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrsub.vv combine case 1 with GR2VR cost 2
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Infrastructure of synthesizing logical AND with constant
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Avoid multiple assignments to output object
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v2 1/2] The following changes enable P8700 processor for RISCV and P8700 is a high-performanc
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrsub.vv combine case 1 with GR2VR cost 0
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Tweak the asm check test of vx combine on GR2VR cost [NFC]
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v2 2/2] MIPS p8700 doesn't have vector extension and added the dummies reservation for the sa
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrsub.vv combine case 1 with GR2VR cost 1
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrsub.vv combine case 0 with GR2VR cost 15
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vrsub.vv combine case 0 with GR2VR cost 1
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vrsub.vv to vrsub.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/07/23
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [committed][RISC-V][PR target/120333] Remove bogus bext pattern
Jeff Law via Gcc-cvs