Hi all, How can I say in the machine architecture that to generate code for a particular insn I need any two registers for intermediate operations? To get one I think that (clobber (match_operand ...)) will work but what if I want two? Can I add two clobbers on the same define_insn rule?
Cheers, -- PMatos
