Re: gEDA-user: Timing in Icarus Verilog not working

[Philipp Klaus Krause]

I now found a working alternative:

module and2 (A, B, O);
input  A ;
input  B ;
output O ;

   and #(3.62329, 4.98817) (O, A, B);

endmodule

Philipp


_______________________________________________
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user