Well, re-doing the PCB GUI is a tall enough order. My question wasn't meant to cause your taking on another task, but rather to find out how we can get these useful things in one place.
I noticed the gEDA wiki isn't "open"; perhaps it, or a portion of it, should be to allow the (somewhat) orderly listing of discoveries such as yours. Anyway, thanks again. Marshall -----Original Message----- From: [EMAIL PROTECTED] on behalf of DJ Delorie Sent: Mon 1/9/2006 10:37 PM To: [email protected] Cc: [email protected] Subject: Re: gEDA-user: Vias with zero clearance in PCB? > So, are amazing little tidbits like this one written up somewhere in > one place? You mean, besides the source code? That's where I had to look to find it. Actually, I brought up the problem of forced clearance a while back. IMHO we should have a flag for pins/vias that forces "no clearance". But yeah, we know the docs are weak. I'm in the middle of redoing the GUI, maybe I'll work on the docs after that's finished.
<<winmail.dat>>
