changeset 15d4da9d2042 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=15d4da9d2042
description:
Ruby Cache: Add param for marking caches as instruction only
diffstat:
configs/ruby/MOESI_hammer.py | 3 ++-
src/mem/ruby/system/Cache.py | 1 +
src/mem/ruby/system/CacheMemory.cc | 1 +
3 files changed, 4 insertions(+), 1 deletions(-)
diffs (32 lines):
diff -r c3d878fbdaea -r 15d4da9d2042 configs/ruby/MOESI_hammer.py
--- a/configs/ruby/MOESI_hammer.py Fri Jan 06 05:11:07 2012 -0600
+++ b/configs/ruby/MOESI_hammer.py Sat Jan 07 07:38:53 2012 -0600
@@ -88,7 +88,8 @@
#
l1i_cache = L1Cache(size = options.l1i_size,
assoc = options.l1i_assoc,
- start_index_bit = block_size_bits)
+ start_index_bit = block_size_bits,
+ is_icache = True)
l1d_cache = L1Cache(size = options.l1d_size,
assoc = options.l1d_assoc,
start_index_bit = block_size_bits)
diff -r c3d878fbdaea -r 15d4da9d2042 src/mem/ruby/system/Cache.py
--- a/src/mem/ruby/system/Cache.py Fri Jan 06 05:11:07 2012 -0600
+++ b/src/mem/ruby/system/Cache.py Sat Jan 07 07:38:53 2012 -0600
@@ -39,3 +39,4 @@
assoc = Param.Int("");
replacement_policy = Param.String("PSEUDO_LRU", "");
start_index_bit = Param.Int(6, "index start, default 6 for 64-byte line");
+ is_icache = Param.Bool(False, "is instruction only cache");
diff -r c3d878fbdaea -r 15d4da9d2042 src/mem/ruby/system/CacheMemory.cc
--- a/src/mem/ruby/system/CacheMemory.cc Fri Jan 06 05:11:07 2012 -0600
+++ b/src/mem/ruby/system/CacheMemory.cc Sat Jan 07 07:38:53 2012 -0600
@@ -55,6 +55,7 @@
m_policy = p->replacement_policy;
m_profiler_ptr = new CacheProfiler(name());
m_start_index_bit = p->start_index_bit;
+ m_is_instruction_only_cache = p->is_icache;
}
void
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
