----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1221/ -----------------------------------------------------------
Review request for Default. Description ------- Changeset 9023:3c93a04acbe4 --------------------------- O3,ARM: This patch fixes some problems with the drain/switchout functionality for the O3 cpu and for the ARM ISA. This is an incremental fix as there are still a few bugs/mem leaks with the switchout code. Particularly when switching from an O3CPU to a TimingSimpleCPU. This patch fixes: i/d cache and i/d TLB port re-connections when switcing out, draining of the ARM TableWalker, and commit stage draining in the O3 CPU. Diffs ----- src/arch/arm/table_walker.hh bb25e7646c41469bef2b78ba435319f59d63d5fd src/arch/arm/table_walker.cc bb25e7646c41469bef2b78ba435319f59d63d5fd src/cpu/base.cc bb25e7646c41469bef2b78ba435319f59d63d5fd src/cpu/o3/commit_impl.hh bb25e7646c41469bef2b78ba435319f59d63d5fd src/cpu/o3/cpu.cc bb25e7646c41469bef2b78ba435319f59d63d5fd src/cpu/o3/iew.hh bb25e7646c41469bef2b78ba435319f59d63d5fd src/mem/packet_queue.cc bb25e7646c41469bef2b78ba435319f59d63d5fd src/mem/port.hh bb25e7646c41469bef2b78ba435319f59d63d5fd src/mem/port.cc bb25e7646c41469bef2b78ba435319f59d63d5fd Diff: http://reviews.gem5.org/r/1221/diff/ Testing ------- Thanks, Anthony Gutierrez _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
