> On July 28, 2012, 12:25 p.m., Steve Reinhardt wrote:
> > src/sim/clocked_object.hh, line 95
> > <http://reviews.gem5.org/r/1303/diff/3/?file=28042#file28042line95>
> >
> >     So I didn't notice this until I was looking at the more recent patch 
> > with the 'tick' and 'clock' vars, but doesn't it seem like, if curTick() is 
> > currently on a clock edge, that nextCycle() would return the 
> > curTick()+clock and not curTick()?
> >     
> >     I'm assuming that it's doing this for compatibility with the existing 
> > CPU nextCycle() methods, but is this a good time to address this (if people 
> > agree that it's a bug, or at least confusing)?
> >     
> >
> 
> Andreas Hansson wrote:
>     It is indeed kept this way for backwards compatibility. I'll put it on 
> the list of clock-related issues to fix :). My hope was to first tidy all 
> these things up, and then have one patch that actually sorts out the oddities 
> and bumps the stats.
>     
>     Hence, I'd like to make this change, and then in a later patch change the 
> behaviour and then bump the stats. Sounds reasonable?

I agree with making it a two-step transition.  I was thinking of whether there 
was something that should be done here in terms of naming to make that 
transition easier, but looking more closely, I agree that this is the best 
first step.


- Steve


-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/1303/#review3178
-----------------------------------------------------------


On July 19, 2012, 5:46 a.m., Andreas Hansson wrote:
> 
> -----------------------------------------------------------
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/1303/
> -----------------------------------------------------------
> 
> (Updated July 19, 2012, 5:46 a.m.)
> 
> 
> Review request for Default.
> 
> 
> Description
> -------
> 
> Changeset 9127:f00508d2c790
> ---------------------------
> Clock: Move the clock and related functions to ClockedObject
> 
> This patch moves the clock of the CPU, bus, and numerous devices to
> the new class ClockedObject, that sits in between the SimObject and
> MemObject in the class hierarchy. Although there are currently a fair
> amount of MemObjects that do not make use of the clock, they
> potentially should do so, e.g. the caches should at some point have
> the same clock as the CPU, potentially with a 1:n ratio. This patch
> does not introduce any new clock objects or object hierarchies
> (clusters, clock domains etc), but is still a step in the direction of
> having a more structured approach clock domains.
> 
> The most contentious part of this patch is the serialisation of clocks
> that some of the modules (but not all) did previously. This
> serialisation should not be needed as the clock is set through the
> parameters even when restoring from the checkpoint. In other words,
> the state is "stored" in the Python code that creates the modules.
> 
> The nextCycle methods are also simplified and the clock phase
> parameter of the CPU is removed (this could be part of a clock object
> once they are introduced).
> 
> 
> Diffs
> -----
> 
>   src/arch/x86/interrupts.hh 48eeef8a0997 
>   src/arch/x86/interrupts.cc 48eeef8a0997 
>   src/arch/x86/utility.cc 48eeef8a0997 
>   src/cpu/BaseCPU.py 48eeef8a0997 
>   src/cpu/base.hh 48eeef8a0997 
>   src/cpu/base.cc 48eeef8a0997 
>   src/cpu/testers/memtest/memtest.hh 48eeef8a0997 
>   src/cpu/testers/networktest/networktest.hh 48eeef8a0997 
>   src/dev/CopyEngine.py 48eeef8a0997 
>   src/dev/Ethernet.py 48eeef8a0997 
>   src/dev/arm/RealView.py 48eeef8a0997 
>   src/dev/arm/pl111.hh 48eeef8a0997 
>   src/dev/arm/pl111.cc 48eeef8a0997 
>   src/dev/arm/timer_cpulocal.cc 48eeef8a0997 
>   src/dev/i8254xGBe.hh 48eeef8a0997 
>   src/dev/i8254xGBe.cc 48eeef8a0997 
>   src/dev/ns_gige.hh 48eeef8a0997 
>   src/dev/ns_gige.cc 48eeef8a0997 
>   src/dev/sinic.hh 48eeef8a0997 
>   src/dev/sinic.cc 48eeef8a0997 
>   src/mem/Bus.py 48eeef8a0997 
>   src/mem/MemObject.py 48eeef8a0997 
>   src/mem/bus.hh 48eeef8a0997 
>   src/mem/bus.cc 48eeef8a0997 
>   src/mem/mem_object.hh 48eeef8a0997 
>   src/mem/mem_object.cc 48eeef8a0997 
>   src/sim/ClockedObject.py PRE-CREATION 
>   src/sim/SConscript 48eeef8a0997 
>   src/sim/clocked_object.hh PRE-CREATION 
> 
> Diff: http://reviews.gem5.org/r/1303/diff/
> 
> 
> Testing
> -------
> 
> util/regress all passing (disregarding t1000 and eio)
> 
> 
> Thanks,
> 
> Andreas Hansson
> 
>

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to