By turning on the trace file flag, gem5 generate dynamic execution file. When do multithreading, there should be multiple trace files generated, but it is not the case in my simulation. Is there a way to generate multiple trace files?
________________________________________ From: [email protected] [[email protected]] on behalf of [email protected] [[email protected]] Sent: Thursday, September 20, 2012 12:00 PM To: [email protected] Subject: gem5-dev Digest, Vol 65, Issue 54 Send gem5-dev mailing list submissions to [email protected] To subscribe or unsubscribe via the World Wide Web, visit http://m5sim.org/mailman/listinfo/gem5-dev or, via email, send a message with subject or body 'help' to [email protected] You can reach the person managing the list at [email protected] When replying, please edit your Subject line so it is more specific than "Re: Contents of gem5-dev digest..." Today's Topics: 1. Re: Review Request: Instructions that writes to "cntrlReg" registers not set as control instructions (Ali Saidi) 2. Re: Review Request: Instructions that writes to "cntrlReg" registers not set as control instructions (Andreas Hansson) 3. Cron <m5test@zizzer> /z/m5/regression/do-regression quick (Cron Daemon) 4. Re: Review Request: arm: Inst writing to "cntrlReg" registers not set as control inst (Andreas Hansson) 5. Review Request: Scons: Verbose messages when dependencies are not installed (Andreas Hansson) 6. Review Request: Mem: Tidy up bus member variables types (Andreas Hansson) ---------------------------------------------------------------------- Message: 1 Date: Wed, 19 Sep 2012 20:07:13 -0000 From: "Ali Saidi" <[email protected]> To: "Ali Saidi" <[email protected]>, "Default" <[email protected]>, "Nathanael Premillieu" <[email protected]> Subject: Re: [gem5-dev] Review Request: Instructions that writes to "cntrlReg" registers not set as control instructions Message-ID: <[email protected]> Content-Type: text/plain; charset="utf-8" ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1423/#review3495 ----------------------------------------------------------- Ship it! Ship It! - Ali Saidi On Sept. 19, 2012, 12:52 p.m., Nathanael Premillieu wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1423/ > ----------------------------------------------------------- > > (Updated Sept. 19, 2012, 12:52 p.m.) > > > Review request for Default. > > > Description > ------- > > Deletion of the fact that instructions that writes to registers of type > "cntrlReg" are not set as control instruction (flag IsControl not set). > > > Diffs > ----- > > src/arch/arm/isa/operands.isa c208c904ab13a069fdc7b878ab0e5f9ada08c475 > > Diff: http://reviews.gem5.org/r/1423/diff/ > > > Testing > ------- > > I have done tests on a subsets of the spec2006 benchmarks and no problem is > to be reported. > > > Thanks, > > Nathanael Premillieu > > ------------------------------ Message: 2 Date: Wed, 19 Sep 2012 22:27:52 -0000 From: "Andreas Hansson" <[email protected]> To: "Andreas Hansson" <[email protected]>, "Nathanael Premillieu" <[email protected]>, "Default" <[email protected]> Subject: Re: [gem5-dev] Review Request: Instructions that writes to "cntrlReg" registers not set as control instructions Message-ID: <[email protected]> Content-Type: text/plain; charset="utf-8" ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1423/#review3496 ----------------------------------------------------------- Nice work! For all your future patches :), the line describing the changeset should be <65 char, and start with a keyword that describes the area of the code base it relates to. - Andreas Hansson On Sept. 19, 2012, 12:52 p.m., Nathanael Premillieu wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1423/ > ----------------------------------------------------------- > > (Updated Sept. 19, 2012, 12:52 p.m.) > > > Review request for Default. > > > Description > ------- > > Deletion of the fact that instructions that writes to registers of type > "cntrlReg" are not set as control instruction (flag IsControl not set). > > > Diffs > ----- > > src/arch/arm/isa/operands.isa c208c904ab13a069fdc7b878ab0e5f9ada08c475 > > Diff: http://reviews.gem5.org/r/1423/diff/ > > > Testing > ------- > > I have done tests on a subsets of the spec2006 benchmarks and no problem is > to be reported. > > > Thanks, > > Nathanael Premillieu > > ------------------------------ Message: 3 Date: Thu, 20 Sep 2012 05:18:44 -0400 From: [email protected] (Cron Daemon) To: [email protected] Subject: [gem5-dev] Cron <m5test@zizzer> /z/m5/regression/do-regression quick Message-ID: <E1TEcuC-0000R2-76@zizzer> Content-Type: text/plain; charset=ANSI_X3.4-1968 ***** build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MOESI_CMP_token FAILED! scons: `build/ALPHA_MOESI_hammer/tests/opt/quick/fs' is up to date. scons: `build/ALPHA_MESI_CMP_directory/tests/opt/quick/fs' is up to date. scons: `build/ALPHA_MOESI_CMP_directory/tests/opt/quick/fs' is up to date. scons: `build/ALPHA_MOESI_CMP_token/tests/opt/quick/fs' is up to date. scons: *** Error 134 scons: `build/MIPS/tests/opt/quick/fs' is up to date. scons: `build/POWER/tests/opt/quick/fs' is up to date. scons: `build/X86_MESI_CMP_directory/tests/opt/quick/se' is up to date. scons: `build/X86_MESI_CMP_directory/tests/opt/quick/fs' is up to date. ***** build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-timing passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-atomic passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing passed. ***** build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-atomic passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-atomic passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby passed. ***** build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-timing-mp passed. ***** build/ALPHA/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby passed. ***** build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing passed. ***** build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic passed. ***** build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-atomic-mp passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/inorder-timing passed. ***** build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing passed. ***** build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-timing passed. ***** build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual passed. ***** build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby passed. ***** build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-timing-dual passed. ***** build/ALPHA/tests/opt/quick/fs/80.netperf-stream/alpha/linux/twosys-tsunami-simple-atomic passed. ***** build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest passed. ***** build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer passed. ***** build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer passed. ***** build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_hammer passed. ***** build/ALPHA_MOESI_hammer/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MOESI_hammer passed. ***** build/ALPHA_MESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MESI_CMP_directory passed. ***** build/ALPHA_MESI_CMP_directory/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MESI_CMP_directory passed. ***** build/ALPHA_MESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_CMP_directory passed. ***** build/ALPHA_MESI_CMP_directory/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MESI_CMP_directory passed. ***** build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_CMP_directory passed. ***** build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_CMP_directory passed. ***** build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory passed. ***** build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_CMP_token passed. ***** build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token passed. ***** build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_CMP_token passed. ***** build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MOESI_CMP_directory passed. ***** build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing passed. ***** build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing passed. ***** build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby passed. ***** build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic passed. ***** build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing passed. ***** build/POWER/tests/opt/quick/se/00.hello/power/linux/simple-atomic passed. ***** build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing passed. ***** build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-timing passed. ***** build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/inorder-timing passed. ***** build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp passed. ***** build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/simple-timing-mp passed. ***** build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-atomic passed. ***** build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/inorder-timing passed. ***** build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing passed. ***** build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/simple-atomic passed. ***** build/SPARC/tests/opt/quick/se/02.insttest/sparc/linux/o3-timing passed. ***** build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing-ruby passed. ***** build/SPARC/tests/opt/quick/se/40.m5threads-test-atomic/sparc/linux/o3-timing-mp passed. ***** build/X86/tests/opt/quick/se/00.hello/x86/linux/o3-timing passed. ***** build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-atomic passed. ***** build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing passed. ***** build/X86/tests/opt/quick/se/00.hello/x86/linux/simple-timing-ruby passed. ***** build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-atomic passed. ***** build/X86/tests/opt/quick/fs/10.linux-boot/x86/linux/pc-simple-timing passed. ***** build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker passed. ***** build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker passed. ***** build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic passed. ***** build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing passed. ***** build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-timing passed. ***** build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic-dual passed. ***** build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-atomic passed. ***** build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-timing-dual passed. ***** build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-simple-timing passed. See /z/m5/regression/regress-2012-09-20-03:00:01 for details. ------------------------------ Message: 4 Date: Thu, 20 Sep 2012 10:06:33 -0000 From: "Andreas Hansson" <[email protected]> To: "Andreas Hansson" <[email protected]>, "Default" <[email protected]>, "Nathanael Premillieu" <[email protected]> Subject: Re: [gem5-dev] Review Request: arm: Inst writing to "cntrlReg" registers not set as control inst Message-ID: <[email protected]> Content-Type: text/plain; charset="utf-8" ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1423/#review3498 ----------------------------------------------------------- Ship it! Ship It! - Andreas Hansson On Sept. 20, 2012, 1:30 a.m., Nathanael Premillieu wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1423/ > ----------------------------------------------------------- > > (Updated Sept. 20, 2012, 1:30 a.m.) > > > Review request for Default. > > > Description > ------- > > Deletion of the fact that instructions that writes to registers of type > "cntrlReg" are not set as control instruction (flag IsControl not set). > > > Diffs > ----- > > src/arch/arm/isa/operands.isa c208c904ab13a069fdc7b878ab0e5f9ada08c475 > > Diff: http://reviews.gem5.org/r/1423/diff/ > > > Testing > ------- > > I have done tests on a subsets of the spec2006 benchmarks and no problem is > to be reported. > > > Thanks, > > Nathanael Premillieu > > ------------------------------ Message: 5 Date: Thu, 20 Sep 2012 13:23:21 -0000 From: "Andreas Hansson" <[email protected]> To: "Andreas Hansson" <[email protected]>, "Default" <[email protected]> Subject: [gem5-dev] Review Request: Scons: Verbose messages when dependencies are not installed Message-ID: <[email protected]> Content-Type: text/plain; charset="utf-8" ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1425/ ----------------------------------------------------------- Review request for Default. Description ------- This patch adds a few more checks to ensure that a compiler is present on the system, along with swig. It references the relevant packages on Ubuntu/RedHat, and also adds a similar line for the Python headers. Diffs ----- SConstruct c38988024f1f Diff: http://reviews.gem5.org/r/1425/diff/ Testing ------- Thanks, Andreas Hansson ------------------------------ Message: 6 Date: Thu, 20 Sep 2012 13:41:17 -0000 From: "Andreas Hansson" <[email protected]> To: "Andreas Hansson" <[email protected]>, "Default" <[email protected]> Subject: [gem5-dev] Review Request: Mem: Tidy up bus member variables types Message-ID: <[email protected]> Content-Type: text/plain; charset="utf-8" ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1426/ ----------------------------------------------------------- Review request for Default. Description ------- This patch merely tidies up the types used for the bus member variables. It also makes the constant ones const. Diffs ----- src/mem/bus.cc c38988024f1f src/mem/Bus.py c38988024f1f src/mem/bus.hh c38988024f1f Diff: http://reviews.gem5.org/r/1426/diff/ Testing ------- util/regress all passing (disregarding t1000 and eio) Thanks, Andreas Hansson ------------------------------ _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev End of gem5-dev Digest, Vol 65, Issue 54 **************************************** _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
