----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1463/#review3550 -----------------------------------------------------------
Ship it! Ship It! - Ali Saidi On Oct. 6, 2012, 3:52 p.m., Nathanael Premillieu wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1463/ > ----------------------------------------------------------- > > (Updated Oct. 6, 2012, 3:52 p.m.) > > > Review request for Default. > > > Description > ------- > > "uopSet_uop" is microop instruction that has the IsControl flags set, but the > IsCondControl or IsUncondControl flags seems not to be set, neither in the > construction nor where the microop is used. This patch adds the the flags in > the constructor of the instruction (MicroUopSetPCCPSR) > > > Diffs > ----- > > src/arch/arm/isa/templates/macromem.isa > a5ede748a1d97a989e9631aba37afbc43de953ed > > Diff: http://reviews.gem5.org/r/1463/diff/ > > > Testing > ------- > > The generation of the ISA-related is working. > Tests to see if it has an impact are under progress. > > > Thanks, > > Nathanael Premillieu > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
