----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1451/#review3557 -----------------------------------------------------------
Any objections or good to go? - Andreas Hansson On Sept. 27, 2012, 6:31 a.m., Andreas Hansson wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/1451/ > ----------------------------------------------------------- > > (Updated Sept. 27, 2012, 6:31 a.m.) > > > Review request for Default. > > > Description > ------- > > changesets: > 9274:567811d0ebdc "Regression: Use CPU clock and 16-byte width for > L1-L2 bus > > This patch changes the CoherentBus between the L1s and L2 to use the > CPU clock and also double the width compared to the default bus. The > parameters are not intending to fit every single scenario, but rather > serve as a better startingpoint than what we previously had. > > Note that the scripts that do not use the addTwoLevelCacheHiearchy are > not affected by this change. > > A separate patch will update the stats." > > > Diffs > ----- > > src/cpu/BaseCPU.py f8c85a7d109f > > Diff: http://reviews.gem5.org/r/1451/diff/ > > > Testing > ------- > > util/regress all passing (disregarding t1000 and eio) > > > Thanks, > > Andreas Hansson > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
