Hi, In the classic memory system, all caches (L1, L2, L3) should have the same cache line size. I was wondering if there is any plan to support caches with different line sizes in the near future?
Thanks, Amin _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
