changeset 7f7cbcece75a in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=7f7cbcece75a
description:
cpu: Fix a bug in the O3 CPU introduced by the cache line patch
This patch fixes a bug in the O3 fetch stage that was introduced when
the cache line size was moved to the system. By mistake, the
initialisation and resetting of the fetch stage was merged and put in
the constructor. The resetting is now re-added where it should be.
diffstat:
src/cpu/o3/fetch_impl.hh | 5 +++++
1 files changed, 5 insertions(+), 0 deletions(-)
diffs (15 lines):
diff -r afa9f7f4ee46 -r 7f7cbcece75a src/cpu/o3/fetch_impl.hh
--- a/src/cpu/o3/fetch_impl.hh Wed Aug 14 10:51:47 2013 -0400
+++ b/src/cpu/o3/fetch_impl.hh Mon Aug 19 03:52:24 2013 -0400
@@ -344,6 +344,11 @@
wroteToTimeBuffer = false;
_status = Inactive;
+
+ for (ThreadID tid = 0; tid < numThreads; tid++) {
+ cacheDataPC[tid] = 0;
+ cacheDataValid[tid] = false;
+ }
}
template<class Impl>
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
