changeset e147cc305061 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=e147cc305061
description:
        config: Add voltage domain to Ruby example scripts

        This patch adds the minimum required voltage domain configuration to
        the Ruby example scripts.

diffstat:

 configs/example/ruby_direct_test.py  |  13 ++++++++++---
 configs/example/ruby_fs.py           |  14 ++++++++++----
 configs/example/ruby_network_test.py |  13 ++++++++++---
 configs/example/ruby_random_test.py  |  12 +++++++++---
 4 files changed, 39 insertions(+), 13 deletions(-)

diffs (125 lines):

diff -r a204694db4f9 -r e147cc305061 configs/example/ruby_direct_test.py
--- a/configs/example/ruby_direct_test.py       Wed Sep 11 15:35:18 2013 -0500
+++ b/configs/example/ruby_direct_test.py       Thu Sep 12 17:49:12 2013 -0400
@@ -92,8 +92,14 @@
 # actually used by the rubytester, but is included to support the
 # M5 memory size == Ruby memory size checks
 #
-system = System(physmem = SimpleMemory(),
-                clk_domain = SrcClockDomain(clock =  options.sys_clock))
+system = System(physmem = SimpleMemory())
+
+
+# Create a top-level voltage domain and clock domain
+system.voltage_domain = VoltageDomain(voltage = options.sys_voltage)
+
+system.clk_domain = SrcClockDomain(clock = options.sys_clock,
+                                   voltage_domain = system.voltage_domain)
 
 #
 # Create the ruby random tester
@@ -105,7 +111,8 @@
 Ruby.create_system(options, system)
 
 # Since Ruby runs at an independent frequency, create a seperate clock
-system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock)
+system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
+                                        voltage_domain = system.voltage_domain)
 
 assert(options.num_cpus == len(system.ruby._cpu_ruby_ports))
 
diff -r a204694db4f9 -r e147cc305061 configs/example/ruby_fs.py
--- a/configs/example/ruby_fs.py        Wed Sep 11 15:35:18 2013 -0500
+++ b/configs/example/ruby_fs.py        Thu Sep 12 17:49:12 2013 -0400
@@ -90,7 +90,11 @@
 else:
     fatal("incapable of building non-alpha or non-x86 full system!")
 
-system.clk_domain = SrcClockDomain(clock = options.sys_clock)
+# Create a top-level voltage domain and clock domain
+system.voltage_domain = VoltageDomain(voltage = options.sys_voltage)
+
+system.clk_domain = SrcClockDomain(clock = options.sys_clock,
+                                   voltage_domain = system.voltage_domain)
 
 if options.kernel is not None:
     system.kernel = binary(options.kernel)
@@ -101,12 +105,14 @@
 system.cpu = [CPUClass(cpu_id=i) for i in xrange(options.num_cpus)]
 
 # Create a source clock for the CPUs and set the clock period
-system.cpu_clk_domain = SrcClockDomain(clock = options.cpu_clock)
+system.cpu_clk_domain = SrcClockDomain(clock = options.cpu_clock,
+                                       voltage_domain = system.voltage_domain)
 
 Ruby.create_system(options, system, system.piobus, system._dma_ports)
 
 # Create a seperate clock domain for Ruby
-system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock)
+system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
+                                        voltage_domain = system.voltage_domain)
 
 for (i, cpu) in enumerate(system.cpu):
     #
@@ -129,7 +135,7 @@
 # Create the appropriate memory controllers and connect them to the
 # PIO bus
 system.mem_ctrls = [TestMemClass(range = r) for r in system.mem_ranges]
-for i in xrange(len(system.physmem)):
+for i in xrange(len(system.mem_ctrls)):
     system.mem_ctrls[i].port = system.piobus.master
 
 root = Root(full_system = True, system = system)
diff -r a204694db4f9 -r e147cc305061 configs/example/ruby_network_test.py
--- a/configs/example/ruby_network_test.py      Wed Sep 11 15:35:18 2013 -0500
+++ b/configs/example/ruby_network_test.py      Thu Sep 12 17:49:12 2013 -0400
@@ -104,13 +104,20 @@
 
 # create the desired simulated system
 system = System(cpu = cpus,
-                physmem = SimpleMemory(),
-                clk_domain = SrcClockDomain(clock = options.sys_clock))
+                physmem = SimpleMemory())
+
+
+# Create a top-level voltage domain and clock domain
+system.voltage_domain = VoltageDomain(voltage = options.sys_voltage)
+
+system.clk_domain = SrcClockDomain(clock = options.sys_clock,
+                                   voltage_domain = system.voltage_domain)
 
 Ruby.create_system(options, system)
 
 # Create a seperate clock domain for Ruby
-system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock)
+system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
+                                        voltage_domain = system.voltage_domain)
 
 i = 0
 for ruby_port in system.ruby._cpu_ruby_ports:
diff -r a204694db4f9 -r e147cc305061 configs/example/ruby_random_test.py
--- a/configs/example/ruby_random_test.py       Wed Sep 11 15:35:18 2013 -0500
+++ b/configs/example/ruby_random_test.py       Thu Sep 12 17:49:12 2013 -0400
@@ -97,13 +97,19 @@
 # actually used by the rubytester, but is included to support the
 # M5 memory size == Ruby memory size checks
 #
-system = System(tester = tester, physmem = SimpleMemory(),
-                clk_domain = SrcClockDomain(clock = options.sys_clock))
+system = System(tester = tester, physmem = SimpleMemory())
+
+# Create a top-level voltage domain and clock domain
+system.voltage_domain = VoltageDomain(voltage = options.sys_voltage)
+
+system.clk_domain = SrcClockDomain(clock = options.sys_clock,
+                                   voltage_domain = system.voltage_domain)
 
 Ruby.create_system(options, system)
 
 # Create a seperate clock domain for Ruby
-system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock)
+system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
+                                        voltage_domain = system.voltage_domain)
 
 assert(options.num_cpus == len(system.ruby._cpu_ruby_ports))
 
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to