changeset 7840e90aff6c in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=7840e90aff6c
description:
kvm: Fix latency calculation of IPR accesses
When handling IPR accesses in doMMIOAccess, the KVM CPU used
clockEdge() to convert between cycles and ticks. This is incorrect
since doMMIOAccess is supposed to return a latency in ticks rather
than when the access is done. This changeset fixes this issue by
returning clockPeriod() * ipr_delay instead.
diffstat:
src/cpu/kvm/base.cc | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diffs (12 lines):
diff -r 31ef410b6843 -r 7840e90aff6c src/cpu/kvm/base.cc
--- a/src/cpu/kvm/base.cc Wed Oct 16 10:44:12 2013 -0400
+++ b/src/cpu/kvm/base.cc Wed Oct 16 18:12:15 2013 +0200
@@ -978,7 +978,7 @@
const Cycles ipr_delay(write ?
TheISA::handleIprWrite(tc, &pkt) :
TheISA::handleIprRead(tc, &pkt));
- return clockEdge(ipr_delay);
+ return clockPeriod() * ipr_delay;
} else {
return dataPort.sendAtomic(&pkt);
}
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
