changeset d4405a6bcc5a in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=d4405a6bcc5a
description:
        x86: correct error in emms instruction.

diffstat:

 src/arch/x86/isa/microops/mediaop.isa |  2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diffs (11 lines):

diff -r fae4550d2103 -r d4405a6bcc5a src/arch/x86/isa/microops/mediaop.isa
--- a/src/arch/x86/isa/microops/mediaop.isa     Mon Jan 27 18:50:51 2014 -0600
+++ b/src/arch/x86/isa/microops/mediaop.isa     Mon Jan 27 18:50:51 2014 -0600
@@ -1506,6 +1506,6 @@
     class Emms(MediaOp):
         def __init__(self):
             super(Emms, self).__init__('InstRegIndex(MISCREG_FTW)',
-                    'InstRegIndex(0)', 'InstRegIndex(0)', 0)
+                    'InstRegIndex(0)', 'InstRegIndex(0)', 2)
         code = 'FTW = 0xFFFF;'
 }};
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to