----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/2191/#review4955 -----------------------------------------------------------
Ship it! Ship It! - Neha Agarwal On March 7, 2014, 11:37 p.m., Andreas Hansson wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/2191/ > ----------------------------------------------------------- > > (Updated March 7, 2014, 11:37 p.m.) > > > Review request for Default. > > > Repository: gem5 > > > Description > ------- > > Changeset 10113:bf7ffaa70a6e > --------------------------- > cpu: DRAM Traffic Generator > > This patch enables a new 'DRAM' mode to the existing traffic > generator, catered to generate specific requests to DRAM based on > required hit length (stride size) and bank utilization. It is an add on > to the Random mode. > > The basic idea is to control how many successive packets target the > same page, and how many banks are being used in parallel. This gives a > two-dimensional space that stresses different aspects of the DRAM > timing. > > The configuration file needed to use this patch has to be changed as > follow: (reference to Random Mode, LPDDR3 memory type) > > 'STATE 0 10000000000 RANDOM 50 0 134217728 64 3004 5002 0' > -> 'STATE 0 10000000000 DRAM 50 0 134217728 32 3004 5002 0 96 1024 8 6 1' > > The last 4 parameters to be added are: > <stride size (bytes), page size(bytes), number of banks available in DRAM, > number of banks to be utilized, address mapping scheme> > > The address mapping information is used to get the stride address > stream of the specified size and to know where to find the bank > bits. The configuration file has a parameter where '0'-> RoCoRaBaCh, > '1'-> RoRaBaCoCh/RoRaBaChCo address-mapping schemes. Note that the > generator currently assumes a single channel and a single rank. This > is to avoid overwhelming the traffic generator with information about > the memory organisation. > > > Diffs > ----- > > src/cpu/testers/traffic_gen/generators.hh 580b47334a97 > src/cpu/testers/traffic_gen/generators.cc 580b47334a97 > src/cpu/testers/traffic_gen/traffic_gen.cc 580b47334a97 > > Diff: http://reviews.gem5.org/r/2191/diff/ > > > Testing > ------- > > All regressions pass > > > Thanks, > > Andreas Hansson > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
